
Mythic is a leading high-performance analog computing company that specializes in power-efficient AI acceleration for edge devices and enterprise applications. Their innovative analog…

Mythic is a leading high-performance analog computing company that specializes in power-efficient AI acceleration for edge devices and enterprise applications. Their innovative analog…
Your next opportunity is in here somewhere. Sign up to explore 70,000+ startups and their open roles. No spam. No gamification. Just jobs.
70,000+
Startups
83,000+
Open Roles
4,500+
New This Week
About us:
Mythic has developed a unified hardware and software platform featuring its unique Mythic Analog Compute Engine (Mythic ACE™) to deliver revolutionary power, cost, and performance that shatters digital barriers preventing AI innovation at the edge. Mythic's unique technology makes it much easier and more affordable to deploy powerful AI solutions, from the data center to the edge device. The company has raised over USD 125M in a recent funding round, and has offices in Palo Alto (CA, USA), Austin (TX, USA) and in Bangalore (Karnataka, India).
About the role:
Mythic is a fast-paced startup looking for individuals that enjoy wide-reaching and flexible roles. The primary responsibility for this position is digital RTL design of Mythic's chips, but we are looking for individuals with strong computer architecture knowledge as well.
You will be the owner of all aspects of design and development for system-level blocks which form the SoC infrastructure. You will need to contribute, and ideally, have great ownership of, the architecture, microarchitecture, and RTL for a large high-performance system. Additionally, beyond defining what functionality these blocks provide, you will help drive methodologies to establish and enable first-pass success of these chips.
Beyond digital RTL design for our novel chip architecture, this role also presents a unique opportunity to get involved with and learn more about state-of-the-art deep neural networks (DNNs). You will also be collaborating with the system architecture, software, DFT, and analog design teams at Mythic.
Mythic is an equal opportunity and affirmative action employer. It ensures equal employment opportunity without discrimination or harassment based on race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity or expression, age, disability, national origin, marital or domestic/civil partnership status, genetic information, citizenship status, veteran status, or any other characteristic protected by law.
We look forward to reviewing your application!
BS/MS/PhD in EE/CS/CSE
5+ years of industry experience
RTL, microarchitecture, and architecture experience on advanced SoCs
Experience with Design for Test (DFT) and Design for Debug (DFD) logic such as fuse controllers, memory BIST, scan dump, etc.
Experience with clocking and reset methodologies
Understanding of timing constraints
Experience working at startups
Experience with RTL design for clock domain crossings
Experience with Python or Ruby
Experience working with a regression system
Experience working with a revision control system
Comfortable working from command line