FuriosaAI

FuriosaAI is an AI chip company developing data center accelerators focused on efficient AI inference for large language models (LLMs) and multimodal applications. Their flagship product, RNGD (Gen 2), is designed with a proprietary Tensor Contraction Processor (TCP) architecture to achieve high performance and efficiency, targeting lower total cost of ownership. The company also offers the Gen 1 Vision NPU for computer vision tasks. FuriosaAI provides a comprehensive software stack, including the Furiosa SDK, to optimize and deploy AI models. They emphasize programmability, efficiency, and ease of use, aiming to make AI computing more sustainable. The company has a global presence with R&D headquarters in Seoul, Korea, and hubs in the US and Germany.

AI AcceleratorsData CenterEfficiencyFull-Stack AILLM InferenceNPUSustainabilityTensor Contraction Processorfuriosa.ai

FuriosaAI

AI AcceleratorsData CenterEfficiencyFull-Stack AILLM InferenceNPUSustainabilityTensor Contraction Processorfuriosa.ai

HQUndisclosed

Team Size154

Open Jobs98

Total Funding$266M

Latest Fundraise8 months ago

Join the Team

Signal/Power Integrity Engineer (On-/Off-Chip)

HybridSeoul, Seoul, KR

Hybrid • Seoul, Seoul, KR

Teeming tracks opportunities at over 24,000 AI startups, then works with you to find (and land) the one you'll love.

Technical Writer

Full-timeNovi Sad, RS

Full-time • Novi Sad, RS

Mobile Developer

Full-timeRotterdam, NL

Full-time • Rotterdam, NL

Software Engineer

InternshipHamburg, DE

Internship • Hamburg, DE

AI Researcher

Full-timeHaifa

Full-time • Haifa

Frontend Developer

InternshipManchester, GB

Internship • Manchester, GB

Frontend Developer

ContractUtrecht, NL

Contract • Utrecht, NL

Responsibilities

Define SI/PI requirements based on IP and system-level specifications.
Perform SI/PI simulations at electromagnetic (EM), circuit, and system levels.
Develop SI/PI methodologies for advanced packaging technologies such as chiplet, 3D-IC, D2D (die-to-die), and C2C (chip-to-chip) interfaces.
Cover SI/PI analysis and optimization at the full system level, including on-chip, package, and PCB domains.
Provide design guidance on stack-up, interconnect routing, PDN architecture, decoupling strategy, and component selection.
Collaborate with silicon, package, and board teams to ensure accurate measurement-simulation correlation and system-level robustness.
Support debug and bring-up efforts in the lab when needed.
Work with internal teams and partners to co-optimize SI/PI solutions.

Minimum Qualifications

BS or MS in Electrical Engineering, Physics, or a related field.
8+ years of experience in component- and system-level SI/PI analysis.
Solid understanding of SI/PI fundamentals and methodologies.
Hands-on experience with lab instruments such as VNA, TDR, and real-time oscilloscopes.
Proficient in EDA tools such as SIwave, HFSS, ADS, HSPICE, Allegro, RedHwak-SC, SC-ET, or RedHawk-3DIC.

Preferred Qualifications

PhD in Electrical Engineering, Physics, or a related field with 5+ years of relevant industry experience.
Candidates with one or more of the following experiences will be given strong consideration:
SI/PI analysis and optimization for high-speed digital systems and standard interfaces (e.g., PCIe, DDR, Ethernet)
Model and analyze complex 3D structures using EM simulation tools
On-chip Backend sign-off (Static/Dynamic IR, EM)
On-/Off-chip PDN modeling and budgeting

Contact

recruit@furiosa.ai