Proxelera

Proxelera helps semiconductor teams reduce risk and accelerate silicon delivery with end-to-end product engineering. It delivers ASIC/SoC design, RTL, verification, FPGA prototyping, and embedded…

AI ChipsChip DesignIP DesignNetworking SiliconProduct EngineeringSemiconductorsSilicon ValidationSystem Softwareproxelera.com

Proxelera

Proxelera helps semiconductor teams reduce risk and accelerate silicon delivery with end-to-end product engineering. It delivers ASIC/SoC design, RTL, verification, FPGA prototyping, and embedded…

AI ChipsChip DesignIP DesignNetworking SiliconProduct EngineeringSemiconductorsSilicon ValidationSystem Softwareproxelera.com

HQBengaluru, IN

Team Size124

Open Jobs5

Total Funding-

Latest FundraiseUnknown

Join the Team

RTL Design Engineers

On-SiteBengaluru, Karnataka, IN

On-Site • Bengaluru, Karnataka, IN

Startup jobs. A lot of them.

Your next opportunity is in here somewhere. Sign up to explore 52,000+ startups and their open roles. No spam. No gamification. Just jobs.

52,000+

Startups

65,000+

Open Roles

1,500+

New This Week

Technical Writer

ContractNew York, US

Contract • New York, US

Data Scientist

ContractNiš, RS

Contract • Niš, RS

Technical Writer

ContractManchester, GB

Contract • Manchester, GB

Machine Learning Engineer

Full-timeMunich, DE

Full-time • Munich, DE

Technical Writer

ContractMunich, DE

Contract • Munich, DE

Product Designer

Full-timeCambridge, GB

Full-time • Cambridge, GB

About the Company

Proxelera is a specialized semiconductor design services company dedicated to accelerating silicon success by aiding engineering teams in developing high-quality ASIC/SoC designs, robust verification processes, seamless silicon-software integration. With deep expertise in VLSI, RTL design, and embedded systems development, Proxelera partners with leading semiconductor companies, OEMs, automotive engineering groups, and AI/Electronic product teams. Based on a verification-first methodology, Proxelera ensures reduced design and schedule risks while delivering predictable and flawless silicon. The company prides itself on its flexibility, deep technical capabilities, and a strong track record across industries including AI, automotive, and wireless connectivity.

Work on cutting-edge AI video processing silicon at Proxelera, building high-performance ASICs that power next-generation edge intelligence. Proxelera ODC in Bangalore is hiring 5 RTL Design Engineers to work on a cutting-edge #EdgeAIChip for #VideoProcessing.

About the Role

Experience: 5–10 years ONLY (strict range – 4.x profiles will not be considered). Location: Bangalore (WFO – 5 days/week). Notice Period: Immediate to below 60 days.

Responsibilities

Qualifications

5–10 years ONLY (strict range – 4.x profiles will not be considered).

Required Skills

Real # RTLDevelopment experience
Strong hands-on #ASICRTLCoding (Verilog / SystemVerilog)
Experience in coding RTL blocks and/or algorithms for ASICs in Verilog/System Verilog is mandatory
Experience in converting #Microarchitecture to #synthesizableRTLCode keeping in mind area, latency and power constraints is needed
Solid exposure to CDC, Lint, X-prop and RTL clean-up
Experience in running QC checks (CDC, Lint, X-prop) on the design and cleaning up design issues is mandatory

Preferred Skills

Synthesis and constraint writing experience is good to have, but not mandatory
1–2 FPGA RTL projects are acceptable, but majority must be ASIC RTL

Pay range and compensation package

Location: Bangalore (WFO – 5 days/week).

Equal Opportunity Statement

Interested candidates / referrals: DM me on 9632900829 or share resumes at girish.nidyamale@proxelera.com with “RTL ASIC – Edge AI” in the subject.

Pure #RTLDevelopment (4 positions) (No Only RTL integration-only FPGA experience not accepted)

Real #RTLDevelopment experience

Strong hands-on #ASICRTLCoding (Verilog / SystemVerilog)

Experience in coding RTL blocks and/or algorithms for ASICs in Verilog/System Verilog is mandatory

Experience in converting #Microarchitecture to #synthesizableRTLCode keeping in mind area, latency and power constraints is needed

Solid exposure to CDC, Lint, X-prop and RTL clean-up

Experience in running QC checks (CDC, Lint, X-prop) on the design and cleaning up design issues is mandatory

Synthesis and constraint writing experience is good to have, but not mandatory

Only FPGA experience not accepted

Mixed RTL Development (Coding) + Integration (1 position) – Min 2 ASIC RTL coding projects required

Experience in coding RTL blocks and/or algorithms for ASICs in Verilog/SystemVerilog in at least 2 projects is mandatory. This candidate could also have worked on a few RTL integration projects, but mandatory experience in at least 2 ASIC RTL development (coding) projects are needed.

1–2 FPGA RTL projects are acceptable, but majority must be ASIC RTL

Experience in running QC checks (CDC, Lint, X-prop) on the design and cleaning up design issues is mandatory

Synthesis and constraint writing experience is good to have, not mandatory

Only FPGA experience not accepted