Integration and IP Evaluation Engineer | Codasip · Teeming.ai
Codasip
Codasip is a European company specializing in RISC-V processor design and automation tools. They enable companies to differentiate their products through custom compute solutions. Their offerings…
Codasip is a European company specializing in RISC-V processor design and automation tools. They enable companies to differentiate their products through custom compute solutions. Their offerings…
Custom compute and processor-level security/safety for embedded, edge, automotive, and AI applications.
Founded
2014
Industry
DeepTech
Tech Stack
CodAL
Codasip Studio
Funding Track Record
Seed- 2014-04-23
2800000
Seed round reported April 2014
Series A- 2018-12-04
10000000
Series A announced Dec 4, 2018 with participation from Shenzhen Capital Group, Paua Ventures, and Western Digital
Venture / Other- 2025-02-17
Most-recent funding event listed Feb 17, 2025
Investor Signal
“Bek Ventures; Credo Ventures; EIC Accelerator; Eduard Kucera; European Innovation Council; Karel Obluk; Pavel Baudis; RSJ Investments SICAV a.s.; Shenzhen Capital Group; SquareOne Venture Capital; Ventech; Western Digital Capital”
Founders
What we do
Join the Team
Integration and IP Evaluation Engineer
On-SiteMunich, Bavaria, DE
On-Site • Munich, Bavaria, DE
Related Companies
Company
HQ
Industry
Total Funding
Aion Silicon
🇬🇧Reading, GB
Commerce and ShoppingConstructionDeepTechManufacturingReal Estate
-
BITSILICA
🇮🇳Hyderābād, IN
DeepTechManufacturing
-
SiPearl
🇫🇷Maisons-Laffitte, FR
DeepTechHardwareManufacturing
$154M
Omni Design Technologies, Inc.
🇺🇸Milpitas, US
DeepTechHardwareManufacturing
$35M
EnCharge AI
🇺🇸Santa Clara, US
Data and AnalyticsDeepTechInformation TechnologySoftware
$163M
**Please note this role is primarily open to candidates currently located in, and with working rights to Germany (preferably Munich, Berlin or Dresden).**
Welcome to Codasip
We believe
Codasip
is the most innovative processor solutions company. We take pride in designing and developing cutting-edge, high-performance, and energy-efficient CPU cores from scratch, and our own automated proprietary tools to fully customize them. We give our customers a unique competitive advantage by empowering their system-on-chip developers to build the most innovative products.
As we expand our focus beyond isolated core evaluations, this role is crucial for developing robust SoC integration strategies and driving industry standardization.
You will be at the forefront of applying TLM methodologies to our RISC-V IP portfolio, creating robust virtual prototypes, and enabling early performance analysis. Your work will involve integrating Codasip RISC-V IPs with a variety of SoC components using TLM, and directly supporting our IP teams and customers by providing expert guidance on SoC integration and in-situ evaluation.
What you'll do:
What you need:
What you might have:
Practical Experience with TLM Development or Usage:
Proven track record of building or extensively using TLMs for simulation, virtual prototyping, or IP evaluation in an SoC context.
Experience with Python:
Particularly for scripting interactions with simulation frameworks, test automation, or model generation.
Knowledge of RISC-V Architecture and Ecosystem:
Deeper understanding of RISC-V ISA, privilege modes, extensions, and the broader ecosystem.
What's in it for you?
Join a flexible, open and supportive team full of curious, self-motivated and driven engineers who are keen to explore new ways of doing things, you'll get to work on ultra-modern, cutting-edge products and technology.
As a Codasipper, you will have the freedom to explore original solutions and experiment with new techniques in your role. We believe in cross-departmental awareness and encourage collaboration, allowing you to add value through diversity in your daily work.
So, come aboard and let's architect a future of innovation together! We can't wait to see what you'll achieve at Codasip.
Some useful Links on Codasip:
Codasip RISC V Processor Solutions
Design for differentiation: architecture licenses in RISC‑V
Scaling is Failing - Dr. Ron Black, CEO, Codasip
Codasip Labs to accelerate advanced technologies
CHERI Security Technology
Startup jobs. A lot of them.
Your next opportunity is in here somewhere. Sign up to explore 52,000+ startups and their open roles. No spam. No gamification. Just jobs.
52,000+
Startups
65,000+
Open Roles
1,400+
New This Week
Backend Developer
InternshipLondon, GB
Internship • London, GB
Data Scientist
ContractJerusalem
Contract • Jerusalem
Product Designer
Part-timeHamburg, DE
Part-time • Hamburg, DE
DevOps Engineer
ContractManchester, GB
Contract • Manchester, GB
Mobile Developer
Full-timeAmsterdam, NL
Full-time • Amsterdam, NL
Backend Developer
InternshipAmsterdam, NL
Internship • Amsterdam, NL
Develop and Utilize Transaction-Level Models (TLMs):
Design, adapt, and maintain high-quality TLMs (primarily using C++ / SystemC) for peripherals, memory subsystems, and other SoC components to build comprehensive virtual platforms centered around Codasip RISC-V IPs.
Drive SoC Integration for Codasip RISC-V IPs:
Employ TLMs to integrate Codasip RISC-V IPs with diverse external components, enabling robust in-situ IP evaluation and facilitating rapid prototyping of customer-representative SoCs.
Enhance RISC-V IP Evaluation in SoC Contexts:
Advance our Exploration Framework by integrating sophisticated TLM-based environments to showcase the performance and capabilities of Codasip RISC-V cores under realistic SoC workloads.
Create and Refine SoC-Level Mocking Capabilities:
Contribute to our initiatives for developing TLM-based mocking of external modules. This will allow defining descriptive input/output and processing behaviors, enabling early software development on virtual platforms incorporating Codasip RISC-V IPs.
Model Memory Subsystems for RISC-V SoC Performance Analysis:
Utilize TLMs to accurately model various memory interfaces (e.g., DDRx, LPDDRx) and hierarchies (caches), simulating their impact on overall system throughput and IP behavior within an SoC.
Analyze and Optimize RISC-V based SoC Performance:
Leverage TLM-based simulations to gain deep insights into IP behavior within an SoC, identify performance characteristics, and provide actionable feedback to IP design teams and customers.
Support Codasip IP Deployment:
Act as a key resource for our IP teams and field application engineers, providing expert guidance and utilizing TLM environments to help demonstrate, enhance, and ensure successful integration of Codasip IPs into customer SoCs.
Proficiency in C++ and ideally System C:
Essential for developing, adapting, and utilizing Transaction-Level Models (TLMs), mocking external components, and integrating IPs within SoC simulation environments.
Solid Understanding of SoC Architecture and Integration:
Knowledge of how different components (CPU cores, particularly RISC-V, buses, memory, peripherals, accelerators) interact within an SoC is crucial for effective TLM application.
Hardware Knowledge (Communication & Memory):
Understanding of common bus protocols (e.g., AMBA AXI, TileLink) and memory subsystem concepts (latency, bandwidth, caching, DDRx/LPDDRx) is needed for accurate modeling and integration.
Foundational Knowledge of Computer Architecture:
Familiarity with processor architecture, ideally with exposure to RISC-V, provides necessary context for integrating and evaluating IPs.
Motivation and Prototyping Mindset:
Enthusiasm for working in an R&D and customer-enabling environment, focused on applying modeling and simulation for developing and evaluating new SoC concepts featuring Codasip RISC-V IPs.
Fluent English:
Ability to communicate effectively (both written and spoken) within an international team and with customers.
Knowledge of Hardware/System Security Concepts:
Understanding fundamental security principles relevant to SoC components and their interactions, especially in the context of extensible architectures like RISC-V.
Familiarity with IP/SoC Standardization:
Understanding of industry standards (e.g., related to RISC-V International) or experience contributing to standardization efforts in modeling or interfaces.
