
Leading supplier of end-to-end high speed Ethernet and InfiniBand intelligent interconnect solutions and services.

Leading supplier of end-to-end high speed Ethernet and InfiniBand intelligent interconnect solutions and services.
Company: NVIDIA
Core focus: Accelerated computing and AI infrastructure (GPUs, data center and AI systems, edge/robotics, automotive)
Founded: April 1993
Public company / Investor relations: Maintains an active investor relations portal with quarterly results and presentations
High-performance graphics, machine learning/AI acceleration, and full-stack AI infrastructure for enterprise, cloud and edge use cases.
1993
Semiconductors / AI infrastructure
Historical financing and IPO-related information are documented on financial profiles; NVIDIA also deploys strategic investments in startups (examples reported)
$2B
Reported $2B investment to support CoreWeave's AI compute expansion
The complexity of the chip has greatly increased over the years. We are now packing hundreds of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environment. The NVIDIA System-On-Chip Design (SOCD) group is looking for a top ASIC Design Engineer. You should have real passion for RTL design methodologies and implementation that enable high quality system-level IP design and robust QA checks at multiple environment levels (e.g., unit, sub-system, and SOC). What You’ll Be Doing - Be an integral part of the team defining and developing system-level RTL and methodologies to measure performance on the industry's leading GPUs - Design and implement RTL features (microarchitecture and RTL) - Run and debug RTL checks to ensure design quality (e.g., cross clock domains (CDC), clocks, reset, latency, and more) - Define, develop, and automate flows and methodologies to efficiently build and support a system-level IP - Co-work with verification engineers to sign off the design - Work with architects, designers, and SW engineers to accomplish your tasks What We Need To See - MS in Electrical or Computer Engineering with 3 years of relevant industry experience - Have super scale project design experience. Experience in RTL design (Verilog), verification (SystemVerilog), System-On-Chip design/implementation flow, and design automation - Good understanding of SOC architecture (e.g., CDC, multiple-power domains, performance analysis, latency, and data flow) - Have good understanding/management on task dependency and experienced in working at complex tree. - Strong coding skills in Perl or other industry-standard scripting languages - Excellent debugging and analytical skills - Exposure to design and verification tools (dc_shell or equivalent synthesis tools, VCS or equivalent simulation tools, debug tools like Verdi, GDB) - Great communication and collaboration skills to interact within the team and with cross functional teams Ways To Stand Out From The Crowd - Performance Monitor background JR1997919
Your next opportunity is in here somewhere. Sign up to explore 52,000+ startups and their open roles. No spam. No gamification. Just jobs.
52,000+
Startups
66,000+
Open Roles
1,500+
New This Week