FPGA Design Engineer - AI and HPC Networking | Oriole · Teeming.ai
Oriole
A new company that will revolutionise the performance of AI systems and speed up data centres, whilst dramatically reducing energy consumption for a sustainable future.
A new company that will revolutionise the performance of AI systems and speed up data centres, whilst dramatically reducing energy consumption for a sustainable future.
Round included UCL Technology Fund, XTX Ventures, Clean Growth Fund, Dorilton Ventures and Nexenai Capital
Investor Signal
“Led by Plural with participation from institutional and specialist investors including UCL Technology Fund and XTX Ventures”
Founders
What we do
Join the Team
FPGA Design Engineer - AI and HPC Networking
HybridLondon Area, GB
Hybrid • London Area, GB
Related Companies
Company
HQ
Industry
Total Funding
SINGH AUTOMATION
🇺🇸Portage, US
DeepTechDesignHardwareManufacturing
-
XTEND
🌍Tel Aviv
DeepTechMobile, Platforms, and AppsSoftwareTransportation
$99M
Quoppo
🇮🇳Pune, IN
Data and AnalyticsDeepTechFinanceInformation TechnologyLending and InvestmentsSoftware
-
Bright Machines
🇺🇸San Francisco, US
Consumer ProductsData and AnalyticsDeepTechHardwareInformation TechnologyManufacturingSoftware
$437M
Octobotics Tech
🇮🇳Noida, IN
DeepTech
$150K
At Oriole Networks, we are developing disruptive technologies for AI/ML and HPC networking that will revolutionise Data Centers. These technologies will speed up training and inference while dramatically reducing energy consumption for a sustainable future.
We are looking for an experienced FPGA Engineer with passion and experience in prototyping and experiments. The engineer will work iteratively through a series of prototypes to ultimately deliver a production-grade solution. Responsibilities will include microarchitecture definition, implementation, and testing, as well as interfacing with software.
Responsibilities:
Microarchitecture definition in collaboration with the broader team.
Preparing detailed technical documentation and presentations to stakeholders.
RTL Implementation, synthesis, timing closure.
Unit verification planning and simulation testing using SystemVerilog.
Delivering and validating FPGA-based lab setups for customer trials.
Skills & Experience:
Startup jobs. A lot of them.
Your next opportunity is in here somewhere. Sign up to explore 52,000+ startups and their open roles. No spam. No gamification. Just jobs.
52,000+
Startups
60,000+
Open Roles
500+
New This Week
Machine Learning Engineer
Part-timeAustin, US
Part-time • Austin, US
Software Engineer
Full-timeNovi Sad, RS
Full-time • Novi Sad, RS
Data Scientist
InternshipManchester, GB
Internship • Manchester, GB
Product Designer
Full-timeTel Aviv
Full-time • Tel Aviv
Mobile Developer
Full-timeAmsterdam, NL
Full-time • Amsterdam, NL
Software Engineer
ContractHamburg, DE
Contract • Hamburg, DE
Extensive hands-on industrial experience of FPGA design for network applications at 100Gbps and above.
Experience with high-performance FPGA devices: Xilinx Versal Premium.
Bare metal use of high-speed transceivers such as GTM/GTY.
Experience and good understanding of packet processing and MAC protocol, PTP etc. Experience using PCIe (at least 4th gen) though it is optional.
