Proxelera

Proxelera helps semiconductor teams reduce risk and accelerate silicon delivery with end-to-end product engineering. It delivers ASIC/SoC design, RTL, verification, FPGA prototyping, and embedded…

AI ChipsChip DesignIP DesignNetworking SiliconProduct EngineeringSemiconductorsSilicon ValidationSystem Softwareproxelera.com

Proxelera

Proxelera helps semiconductor teams reduce risk and accelerate silicon delivery with end-to-end product engineering. It delivers ASIC/SoC design, RTL, verification, FPGA prototyping, and embedded…

AI ChipsChip DesignIP DesignNetworking SiliconProduct EngineeringSemiconductorsSilicon ValidationSystem Softwareproxelera.com

HQBengaluru, IN

Team Size124

Open Jobs5

Total Funding-

Latest FundraiseUnknown

Join the Team

Design Verification Engineer

On-SiteBangalore Urban, Karnataka, IN

On-Site • Bangalore Urban, Karnataka, IN

Startup jobs. A lot of them.

Your next opportunity is in here somewhere. Sign up to explore 52,000+ startups and their open roles. No spam. No gamification. Just jobs.

52,000+

Startups

65,000+

Open Roles

1,400+

New This Week

DevOps Engineer

ContractCambridge, GB

Contract • Cambridge, GB

DevOps Engineer

Full-timeHaifa

Full-time • Haifa

Software Engineer

ContractHamburg, DE

Contract • Hamburg, DE

Machine Learning Engineer

Full-timeNew York, US

Full-time • New York, US

Software Engineer

Part-timeJerusalem

Part-time • Jerusalem

Technical Writer

Part-timeLondon, GB

Part-time • London, GB

Proxelera stands at the forefront of outsourced product development, specializing in advanced Semiconductor, System, and Custom Hardware engineering. With rigorous methodologies and cutting-edge expertise, we deliver next-generation solutions and cultivate a strong VLSI talent ecosystem

About the job:

Proxelera is hiring Senior Design Verification Engineers skilled in SOC/Subsystem level verification, UVM methodology, advanced testbench creation, and verification of complex semiconductor designs. Grow with us and work on cutting-edge silicon.

Minimum Qualifications required:

5+Yrs of Experience in Verification
Own UVM-based constrained-random verification for complex SoC/IP subsystems.
Develop testbenches, sequences, scoreboards, and checkers; close coverage (FC/CC/SC).
Must have SystemVerilog/UVM, assertions (SVA), functional coverage, and regressions.
Experience with bus protocols (AXI/AHB/APB/PCIe), cache/Coherency, and interrupts.
Debug with waveforms, CDC/RDC awareness, lint, and formal/property checks.
Tools: VCS/Questa/Xcelium, Verdi/DVE, Jenkins/CI, code reviews.
Strong scripting (Python/Perl/TCL), Make/CMake, version control (Git).
Work with architects/design/DFT/PD for spec clarification