Proxelera

Proxelera helps semiconductor teams reduce risk and accelerate silicon delivery with end-to-end product engineering. It delivers ASIC/SoC design, RTL, verification, FPGA prototyping, and embedded…

AI ChipsChip DesignIP DesignNetworking SiliconProduct EngineeringSemiconductorsSilicon ValidationSystem Softwareproxelera.com

Proxelera

Proxelera helps semiconductor teams reduce risk and accelerate silicon delivery with end-to-end product engineering. It delivers ASIC/SoC design, RTL, verification, FPGA prototyping, and embedded…

AI ChipsChip DesignIP DesignNetworking SiliconProduct EngineeringSemiconductorsSilicon ValidationSystem Softwareproxelera.com

HQBengaluru, IN

Team Size124

Open Jobs5

Total Funding-

Latest FundraiseUnknown

Join the Team

Analog Layout Lead | 8–10 Years | Bangalore

On-SiteGreater Bengaluru Area, IN

On-Site • Greater Bengaluru Area, IN

Startup jobs. A lot of them.

Your next opportunity is in here somewhere. Sign up to explore 52,000+ startups and their open roles. No spam. No gamification. Just jobs.

52,000+

Startups

65,000+

Open Roles

1,500+

New This Week

Product Designer

InternshipSan Francisco, US

Internship • San Francisco, US

Technical Writer

ContractUtrecht, NL

Contract • Utrecht, NL

Data Scientist

InternshipBerlin, DE

Internship • Berlin, DE

Product Designer

InternshipBelgrade, RS

Internship • Belgrade, RS

Product Designer

Part-timeBerlin, DE

Part-time • Berlin, DE

Mobile Developer

Part-timeMunich, DE

Part-time • Munich, DE

If custom analog layout is your playground and tape-outs are your milestones, this one’s built for you.

Role Scope

Lead end to-end custom layout for Analog/Mixed-Signal IPs and custom-digital blocks in a full SoC flow

Deliver PV-clean layouts with zero surprises at DRC/LVS

Drive floorplanning, routing, matching, parasitic control, signal integrity, power distribution, and area optimization

Review layouts with Analog Design teams and align on trade-offs

Mentor junior layout engineers and set quality benchmarks

Plan schedules and execution strategy in close sync with design teams

Skills & Experience

Strong hands-on expertise in Cadence Virtuoso LayoutXL

Solid command of Mentor Calibre (DRC, LVS, extraction, post-layout sims)

Proven experience in FinFET / Planar CMOS (SiGe/GaN is a plus)

Extensive PAD Ring and Chip-Top integration experience (Analog IP + Digital GDS)

Deep understanding of DFM principles

Expertise in high-speed SERDES, RF, and/or PM layouts

If you’ve led complex analog layouts and enjoy building teams as much as silicon, let’s talk.

Share your resume for a deeper discussion.

Chrees,

Shahid