ASYGN

ASYGN designs and supplies batteryless RFID sensors and specialized analog chips to enable remote sensing. As a fabless semiconductor company, it provides dedicated chips and design services across…

AIAnalogBatterylessRFRFIDSemiconductorSensorsUHFasygn.com

ASYGN

AIAnalogBatterylessRFRFIDSemiconductorSensorsUHFasygn.com

HQGrenoble, FR

Team Size46

Open Jobs5

Total Funding-

Latest FundraiseUnknown

Join the Team

Analog and/or RF IC Layout designer

On-SiteGrenoble, Auvergne-Rhône-Alpes, FR

On-Site • Grenoble, Auvergne-Rhône-Alpes, FR

Asygn is an ASIC design house of 35 people which provides system solutions for industrial consumer and automotive applications in RF and inertial sensors fields. Products such as analog front-end chips, boards and software are developed for data acquisition and demonstration purposes.

Startup jobs. A lot of them.

Your next opportunity is in here somewhere. Sign up to explore 52,000+ startups and their open roles. No spam. No gamification. Just jobs.

52,000+

Startups

58,000+

Open Roles

58,000+

New This Week

Data Scientist

ContractBelgrade, RS

Contract • Belgrade, RS

Machine Learning Engineer

InternshipCambridge, GB

Internship • Cambridge, GB

Software Engineer

Full-timeCambridge, GB

Full-time • Cambridge, GB

Product Designer

InternshipSan Francisco, US

Internship • San Francisco, US

Frontend Developer

Full-timeMunich, DE

Full-time • Munich, DE

Product Designer

Part-timeBerlin, DE

Part-time • Berlin, DE

Job Description ASYGN is seeking an Analog and/or RF IC Layout designer who will be responsible for the layout and verification of CMOS integrated circuit IPs. The candidate must have a proven record of layouting complex mixed signal ICs in state-of-the-art CMOS technologies. The successful candidate will be an enthusiastic achiever, objective-driven, and able to work efficiently with both the IC and applications teams.

Prepare the floorplan of the IPs or the top level chip and validate the constraints from the design
Make the layout following the constraints
Run all the mandatory verifications (versus the Design Rules Manual), DRC/LVS/... and perform parasitic extraction (PEX/xACT, PVS)
Work in close collaboration with the designers to find the best compromise in term of cost, area and quality
Take into account the contraints of the assembly and the chip packaging

Strong grasp of analog / RF layout fundamentals and best practices
Proficient at debugging/fixing DRC/LVS errors
Solid knowledge of CAD tools like Cadence virtuoso suite, Mentor Calibre
Good understanding of device matching problematics, cross coupling capacitor, electro-migration, IR drop, antenna effect, DFM, latch-up
Unix OS familiarity strongly desired
Programming langage (skill or other) is as plus but not required
Eager for field returns and continuous improvement
Proficient in written and spoken English and French